Abstract: Spiking neural P systems with anti-spikes (ASN P systems, for short) are a variant of spiking neural P systems, which are inspired by inhibitory impulses/spikes or inhibitory synapses. The typical feature of ASN P systems is when a neuron contains both spikes and anti-spikes, the spikes and anti-spikes will immediately annihilate each other in a maximal way. In this work, we consider a restricted variant of ASN P systems, called ASN P systems without annihilating priority, where the annihilating rule is used as standard rules, i.e., it is not obligatorily to use in the neuron associated with both spikes and anti-spikes. If the annihilating rule is used in a neuron, the annihilation will consume one time unit. As results, such systems using two categories of spiking rules (identified by (a, a) and (a,ā)) can achieve Turing completeness as number accepting devices.
Introduction
Spiking neural P systems (shortly called SN P systems) proposed in [1] are a new class of membrane computing models, which are inspired by the neurophysiological behavior of neurons emitting electrical pulses (also known as spikes) to the neighboring neurons through synapses. SN P systems are distributed and parallel computing devices, and can be used in three ways: generating sets of numbers [1] [2] [3] [4] , generating languages [5, 6] and computing functions [7] [8] [9] .
At this moment, SN P systems are a subject of investigation for theoretical computer science, without any claim concerning their possible relevance for biological modeling. Specifically, the aim is to define computing models based on ideas related to spiking neurons, currently much investigated in neural computing [10, 11] . Till now, a large number of works have contributed to the research of SN P systems [12] [13] [14] [15] [16] [17] [18] [19] . The general introduction of SN P systems can be found in the respective chapter in [20] . The readers may refer to the membrane computing website [21] for updated information of membrane computing.
Generally, SN P systems are a group of distributed and parallel computing devices in membrane computing, which are inspired from the way neurons communicate by means of spikes. An SN P system consists of a set of neurons placed in the nodes of a directed graph, where neurons send signals, denoted by the symbol a in what follows) along synapses (arcs of the graph). Thus, the architecture of an SN P system is that of a tissue-like P system, with only one kind of objects present in the cells. The object evolve by means of spiking rules and forgetting rules. A global clock is assumed, and in each time unit, for each neuron with applicable rules one of these rules is non-deterministically chosen, which are then applied on the tick of the clock, for all neurons at the same time. While globally parallel, the work of the system is sequential in each neuron as (at most) one rule is applied in each neuron. One of the neurons is considered to be the output neuron, and its spikes are also sent to the environment. The moments of time when a spike is emitted by the output neuron are marked with 1, the other moments are marked with 0. This binary sequence is called the spike train of the system -it might be infinite if the computation does not stop. Various numbers can be associated with a spike train, which can be considered in the sense that computed (we also say generated) by an SN P system. In this work, the result of a computation is encoded by the time interval elapsed between the first two consecutive spikes sent into the environment by the (output neuron of the) system. In 2009, enlighten by the observation of inhibitory impulses among biological neurons, SN P systems with anti-spikes (ASN P systems for short) were introduced in [13] . Besides "positive" spikes, anti-spikes (denoted byā) are also considered in ASN P systems, which can participate in spiking/forgetting rules and immediately annihilate the "positive" spikes when they meet in any neuron.
In ASN P systems, the annihilating rule has priority over other rules. It means that before the annihilation is finished, no other rule can be used. Using the annihilating priority, such systems are proved to be Turing completeness [13] , and one of the open problems left is whether ASN P systems can achieve Turing completeness without annihilating priority. Moreover, from the theoretical computer science point of view, it is worthy to investigate the computation power of computing models in various working mechanism. Thus, in this work, we consider a restriction on the annihilating rule in ASN P systems, whose application has no priority over other rules any more, and give a positive answer to the open problem proposed above.
In any neuron of ASN P systems without annihilating priority, besides the annihilating rule, if there are other applicable rules, then one of these applicable rules is nondeterministically chosen to use. (Note that in the neuron with both spikes and anti-spikes, the annihilating rule is always applicable, but it is not obligatorily used unless there is no other rules can be used at that moment.) If the annihilating rule is selected to use at some moment, the spikes and anti-spikes will annihilate each other in a maximal manner, and the annihilation will take one time unit. As expected, by simulating the register machine, ASN P systems without annihilating priority achieve again Turing completeness as number acceptor. Specifically, two categories of spiking rules (a, a) and (a,ā) are used in the simulation, and each neuron in the system contains only one spiking rule, that is, the system is simple. These results have a nice interpretation: although the individual neuron is simple, by cooperating with each other, the network of spiking neurons can be rather powerful -complete (Turing) creativity.
ASN P Systems without Annihilating Priority
In this section, we introduce ASN P systems without annihilating priority, as well as the family of sets of numbers generated/accepted by it.
An ASN P system without annihilating priority of degree m 1 is a construct as follows (the feature of delay is not used in this work): 2. R i is a finite set of rules of the following three forms:
′ ∈ {a,ā} and c 1;
is the set of synapses between neurons;
• in, out ∈ {1, 2, . . . , m} indicate the input and output neuron, respectively.
Rules of the form E/b
c → b ′ are spiking rules, where E is a regular expression over {a,ā} and b, b ′ ∈ {a,ā}. In each neuron, the applicability of a spiking rule is controlled by checking the numbers of spikes and anti-spikes against a regular expression associated with the rule: if neuron σ i contains k spikes and l anti-spikes such that a kāl ∈ L(E) and k, l c, then the rule E/b c → b ′ can be applied. The application of the rule means c spikes or anti-spikes (not both of them) are consumed (thus the remaining content of neuron σ i is a (k−c)āl or a kā(l−c) ), meanwhile sending one spike or anti-spike to neuron σ j such that (i, j) ∈ syn. Every neuron can contain several spiking rules. Because two spiking rules might have
it is possible that two or more spiking rules can be used in a neuron at some moment, while only one of them is non-deterministically chosen to use. We denote by aā → λ the annihilating rule. The annihilating rule has no priority over other rules and the annihilation will take one time unit. Due to this fact, the neuron can contain both spikes and anti-spikes at any moment, and this is the
, then we will non-deterministically choose to use one of those applicable spiking rules or else the annihilating rule. Note that in any neuron associated with both spikes and anti-spikes, the annihilating rule is always applicable.
A global clock is assumed, and in each time unit, for each neuron with applicable rules one of these rules is non-deterministically chosen, which are then applied on the tick of the clock, for all neurons at the same time. The work of each neuron is sequential: only one rule can be applied in each time unit, but for different neurons, their works are in a parallel manner.
At any moment, the configuration of the system consists of the number of spikes and anti-spikes in each neuron of the form ⟨c 1 
where N denotes the set of natural numbers, c i and d i are the numbers of spikes and anti-spikes in neuron σ i , respectively. Specifically, the initial configuration is ⟨n 1 , u 1 , n 2 , u 2 , . . . , n m , u m ⟩. By using spiking/forgetting and annihilating rules, one can define transitions among configurations. A series of transitions starting from the initial configuration is called a computation. The computation halts if it proceeds to a configuration with no rules can be applied in any neuron.
The result of a computation of the ASN P system without annihilating priority Π can be defined as follows. In generative mode, with any computation halting or not, the system is associated with a spike train, described the behavior of the output neuron σ out : at moment t, if the neuron σ out sends out a spike, then writes 1 on the tth bit of the binary sequence, otherwise, writes 0. The distance of the first two spikes emitted to the environment by the output neuron contributes the computing result of Π. The set of all numbers generated by Π is denoted by N 2 (Π). (The subscript reminds us that only the distance between the first two spikes emitted to the environment is considered. In the accepting mode, it starts by introducing number n in the system in form of a spike train 10 n−1 1 through neuron σ in , and number n is stored in neuron σ 1 in the form of f (n) spikes. If the computation eventually halts, then number n is said to be accepted by Π. The set of numbers accepted by Π is denoted by N acc (Π) .
By N α ASN P nopri (cate l , rule k , f org), α ∈ {2, acc}, we denote the family of sets of numbers generated/accepted by ASN P systems without annihilating priority, where at most l categories of spiking rules are used, there are at most k spiking rules in any neuron and forgetting rules are used. If only pure form of spiking rules are applied, the indication rule k is substituted by prule k , and if the forgetting rules are not used, then the indication f org will be removed from the notation.
A neuron with only one spiking rule is said to be simple. An ASN P system is said to be simple if all neurons in the system are simple. An ASN P system is said to be almost simple if all neurons in the system are simple except for one neuron.
Universal Results
The universal results are achieved by simulating the register machine, which has been proved to be a universal computing device (characterizing N RE) in [22] A register machine is a construct M = (m, H, l 0 , l h , I), where m is the number of registers, H is the set of instruction labels, l 0 is the start label, l h is the halt label (assigned to instruction HALT) and I is the set of instructions; each label from H labels the unique instruction from I, thus precisely identifying it. The instructions are of the following forms:
• l i : (ADD(r), l j , l k ) (add 1 to the register r and then go to one of the instructions with label l j and l k , non-deterministically chosen),
• l i : (SUB(r), l j , l k ) (if register r is non-empty, then subtract 1 from it and go to the instruction with label l j , otherwise go to the instruction with label l k ),
• l h : HALT (the halt instruction).
A register machine can be used in the accepting mode. A number is stored in the first register (all other registers are empty). If the computation starting in this configuration eventually halts, then the number is accepted. Again, all sets of numbers in N RE can be obtained, even using deterministic register machines; that is, with the ADD instructions of the form l i : (ADD(r), l j , l k ) with l j = l k (in this case, the instruction is written in the form l i : (ADD(r), l j ) ).
Let M = (m, H, l 0 , l h , I) be a register machine working in the active mode. In the following proofs, an AS-N P system without annihilating priority are constructed to simulate M : an INPUT module is needed to introduce spikes in the system, deterministic ADD modules are used to simulate the deterministic ADD instructions, as well as SUB modules are used to simulate SUB instructions of M . These modules will be given in graphical forms, indicating the synapses and the sets of rules. The annihilating rule is an implicit rule present in any neuron, so it is not necessary to indicate it in every neuron.
Every register r of M is represented by a neuron σ r in the ASN P system. If the number in register r is n, there are f (n) spikes in neuron σ r . Without losing generality, the number of spikes in neuron σ 1 corresponding to register 1 of M will never be decreased during any computation. Each instruction with label l i is represented by one neuron σ li , and if M reaches instruction l i , neuron σ li is activated to simulate this operation.
In case of using pure spiking rules of categories (a, a) and (a,ā), ASN P systems without annihilating priority using no forgetting rules are proved to be universal as number acceptors.
, where the spiking rules are of categories (a, a) and (a,ā).
Proof.
It is enough to prove the inclusion N RE ⊆ N acc ASN P nopri (cate 2 , prule 1 ), where the spiking rules are of categories (a, a) and (a,ā), since the converse inclusion can be invoked from the Turing-Church thesis.
An ASN P system Π without annihilating priority working in acceptive mode is constructed to simulate the process of accepting a number by register machine M , where the FIN module is not need, but an INPUT module is necessary. Initially, neurons σ r , r > 1 of Π associated with registers of M have two spikes inside, hence during the simulation, if the number in register r is n, then there are n + 2 spikes in neuron σ r . If the number stored in register 1 of M is n, then we introduce n spikes in neuron σ 1 .
The task to introduce n spikes in neuron σ 1 is covered by module INPUT presented in Fig. 1 . In the INPUT module, number n is introduced in form of a spike train 10 n−1 1 through neuron σ in . Suppose the first spike arrives at neuron σ in at step t, and one step later, neuron σ in becomes active, sending a spike to neurons σ c1 , σ c2 , σ c3 and σ c4 , respectively. At step t + 2, neurons σ c2 and σ c3 begin to exchange one spike among them, meanwhile neurons σ c1 and σ c4 keep inactive for no spiking rule can be used. In the next step, one spike is sent to neuron σ 1 from neuron σ c5 . From that moment on, neuron σ c5 begins to continuously send one spike to neuron σ 1 in each step. At step t + n, neuron σ in receives the second spike. One step later, it fires with emitting the second spike to neurons σ c1 and σ c4 . With two spikes inside, the two neurons fire by using rule a 2 → a at step t + n + 2. At the same time, neurons σ c3 and σ c5 are "flooded" by the spike from neuron σ c4 .
Meanwhile, neuron σ c5 stops to send spikes to neuron σ 1 . Till step t + n + 2, in all n spikes have been emitted to neuron σ 1 , which indicates the number stored in register 1 of M is n. At step t + n + 3, neuron σ l0 fires to start the system. Fig. 2 The deterministic ADD module of Π The deterministic ADD module is shown in Fig. 2 . When neuron σ li fires, one spike is sent to neuron σ r to simulate that the number in register r is increased by one. Meanwhile, one spike is emitted to neuron σ lj such that neuron σ lj becomes active in the next step. It simulates that the register machine reaches the instruction labeled l j . , and one of the spikes in neuron σ r is annihilated (at that moment, only the annihilating rule can be used, and the annihilation takes one time unit). For neuron σ r , there are following two cases.
At step t, if neuron σ r has n + 2 (n > 0) spikes (corresponding to the fact that the number stored in register r is n, and n > 0), then after annihilating the anti-spike from neuron σ l ( 
2) i
, neuron σ r ends with at least 2 spikes and cannot fire. The number of spikes in neuron σ r is decreased by one, which simulates that the number stored in register r is decreased by one. By only receiving one spike from neuron σ l ( 
3) i
, neuron σ l (7) i keeps inactive, and this spike will be annihilated by the anti-spike from neuron σ l (11) i at step t + 8. After the annihilation, neuron σ l receives two spikes in t + 5 and t + 6 two steps, and fires by the rule a 2 → a, sending one spike to neuron σ lj . At step t + 8, neuron σ lj is activated, which indicates system Π starts to simulate the instruction l j of M . Fig. 3 The SUB module of Π At step t, if neuron σ r exactly has 2 spikes (corresponding to the fact that the number stored in register r is 0), then after annihilating the anti-spike from neuron σ l ( 
2) i
, it has one spike inside and fires by the rule a → a. At step t + 3, neuron σ l ( 
7) i
has two spikes inside and fires, sending one spike to neurons σ l ( 
12) i
and σ l ( 
13) i
, meanwhile, neuron σ l ( 
7) i
receives an anti-spikes at step t+4, but this anti-spike is annihilated by the spike from σ l (13) i at step t + 5. By the spike from neuron σ l ( 
13) i
, neuron σ l (16) i fires at step t + 6, and one spike is sent to neuron σ l k . By this spike, neuron σ l k can be activated to simulate M reaching instruction l k . In t + 5 and t + 6 two steps, neuron σ l . By the annihilation, neuron σ l (11) i
